

WEST[Help](#)[Logout](#)[Interrupt](#)[Main Menu](#)[Search Form](#)[Posting Counts](#)[Show 8 Numbers](#)[Edit 8 Numbers](#)[Preferences](#)[Cases](#)**Search Results -**

Terms	Documents
EL and transistor and (drain adj current) and frame and sub\$frame and (gate adj voltage) and saturat\$3	6

Database:

[US Patents Full-Text Database](#)
[US Pre-Grant Publication Full-Text Database](#)
[JPO Abstracts Database](#)
[EPO Abstracts Database](#)
[Derwent World Patents Index](#)
[IBM Technical Disclosure Bulletins](#)

Search:

L5

[Refine Search](#)[Recall Text](#)[Clear](#)**Search History**
DATE: Sunday, March 23, 2003 [Printable Copy](#) [Create Case](#)
Set Name Query

side by side

Hit Count Set Name

result set

DB=USPT,PGPB,JPAB,EPAB,DWPI,TDBD; PLUR=YES; OP=OR

<u>L5</u>	EL and transistor and (drain adj current) and frame and sub\$frame and (gate adj voltage) and saturat\$3	6	<u>L5</u>
<u>L4</u>	EL and transistor and (drain adj current) and frame and sub\$frame and (gate adj voltage) and (saturation adj region)	2	<u>L4</u>
<u>L3</u>	EL and transistor and (drain adj current) and frame and sub\$frame and (gate adj voltage) and constant and (saturation adj region)	2	<u>L3</u>
<u>L2</u>	EL and transistor and (drain adj current) and (frame adj periods) and (gate adj voltage) and constant and (saturation adj region)	6	<u>L2</u>
<u>L1</u>	EL and transistor and (drain adj current) and (frame adj periods) and (gate adj voltage) and unevenness and (saturation adj region)	0	<u>L1</u>

END OF SEARCH HISTORY